Notice of References Cited

Application/Control No.

10/022,659

Examiner

Juan A. Torres

Applicant(s)/Patent Under
Reexamination
AZADET ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,377,640 B2	04-2002	Trans, Francois	375/354
	В	US-			
	C	US-			
	۵	US-			
	Е	US-			
	F	US-			
	G	US-			
	H	US-			
	_	US-			
	J	US-			
	K	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Haratsch, "A low complexity joint equalizer and decoder for 1000Base-T Gigabit Ethernet", Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000. CICC, 21-24 May 2000 Page(s): 465 - 468.
	V	Haratsch, "High-speed VLSI implementation of reduced complexity sequence estimation algorithms with application to Gigabit Ethernet 1000Base-T", International Symposium on VLSI Technology, Systems, and Applications, 1999. 8-10 June 1999 Page(s): 171 - 174.
	w	USPTO,"Interim Guidelines for Examination of Patent Applications for Patent Subject Matter Eligibility, Official Gazette, number 1300-4 November 22, 2005.
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.